

1 **A DELAY LOCK LOOP CIRCUIT USEFUL IN A SYNCHRONOUS SYSTEM AND**
2 **ASSOCIATED METHODS**

4 **Abstract**

5 A method and circuitry for a delay lock loop useful in synchronizing the accessing of a
6 memory array with a system clock is disclosed. In a preferred embodiment, the delay lock loop
7 includes a variable delay element. The delay of the variable delay element is initially set to a
8 minimum delay value. The system clock is then frequency divided and sent to the variable delay
9 element, the output of which will ultimately be used to access the memory array in a
10 synchronized manner with the system clock. The frequency divided clock and the output of the
11 variable delay element are input to a phase detector, which creates a control signal for adjusting
12 the delay of the variable delay element. After the signals are determined to be locked by the
13 phase detector, an undivided clock signal version of the clock signal is sent to the variable delay
14 element, and a frequency divided version of the output of the variable delay element is sent to the
15 phase detector in lieu of the previous output of the variable delay element.